This paper designs and implements a hardware-based evolutionary digital filter (EDF). The EDF is an adaptive digital filter which is controlled by adaptive algorithm based on evolutionary computation. The hardware-based EDF consists of two submodules, that is, a filtering and fitness calculation (FFC) module and a reproduction and selection (RS) module. The FFC module has high computational ability to calculate the output and the fitness value since its submodules run in parallel. A synthesis result of the designed chip shows the clock frequency is 20.0MHz and the maximum sampling rate of the EDF is 3.7kHz. Moreover, the hardware-based EDF with 21 submodules of the FFC is 2.2 times faster than the software-based EDF.
INTRODUCTION
Several researchers have proposed adaptive algorithms for digital filtering, which are all based on the Darwinian concept of "natural selection." These include the adaptive algorithm based on the genetic algorithm (GA) [l-31, the new leaming adaptive algorithm [4] , and Darwinian approach to adaptive notch filters [5].
The authors have already proposed evolutionary digital filters (EDFs) [6-81. The EDF is an adaptive digital filter (ADF) which is controlled by adaptive algorithm based on evolutionary computation. The advantages of the EDF are summarized as follows:
1. The adaptive algorithm of the EDF is a population-based and robust optimization method, especially used to tackle high-dimensional and multi-modal search space problems. It is a non-gradient and multi-point search algorithm. Thus, it is not susceptible to local minimum problems that arise from a multiple-peak surface.
2. The EDF can adopt the various error functions as the fitness function according to application, for example, the p-power norm error function, the maximum error function and so on.
3. The adaptive algorithm of the EDF has a self-stabilizing feature whereby unstable poles have a tendency to migrate back into the stable region. In addition, the EDF can search the poles which are near the unit circle.
Numerical examples in Refs. [6-81 show that the EDF has a higher convergence rate and smaller steady-state value of the square error than the LMS adaptive digital filter (LMS-ADF). However, the EDF has the following disad!antage: the number of multiplication of the EDF is greater than that of the LMS-ADF, since the EDF consists of many inner digital filters. Thus, we implement the EDF on parallel processors. In order to implement the EDF in parallel, we present a hardware implementation of the distributed EDF, which consists of the modified structure and adaptive algorithm. This paper is organized as follows: Section 2 summarizes the overall structure and the adaptive algorithm of EDFs. Section 3 describes the detailed structure of the proposed hardware-based EDF and its synthesis result. Section 4 gives concluding remarks.
EVOLUTIONARY DIGITAL FILTERING
In this section, we summarize the filter structure and the adap tive algorithm of EDFs. Figure 1 shows the block diagram of an EDF. The EDF consists of many linearhime-variant inner digital filters Fi's which correspond to individuals. Inner digital filter coefficients W which correspond to the feature of individuals are controlled by the following adaptive algorithm.
Adaptive Algorithm of Evolutionary Digital Filters
The adaptive algorithm of the EDF is similar in concept to GA. These concepts are based on the mechanics of natural selection and genetics to emulate the evolutionary behavior of biological systems. However, the adaptive algorithm of the EDF is different from the GA in the genetic operator and the representation of strings.
In the following sections, we use the following notations: P population of individuals, N the number of individuals. The subscripts in the symbols P , N and W are denoted as follows:
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Algorithm
Number of Number of (structure) multiplications for multiplications for the adaptive process the filtering process EDF
the cloning method (the asexual reproduction), the mating method (the sexual reproduction),
In the EDF, the adaptive algorithm updates the inner digital filter coefficients every TO samples. Thus, the relation between the generation t and the time k is given by
where k denotes the time in the filtering operation and TO denotes the period of the evaluation of one generation.
Cloning Method
Each parent in the population Pap, with high fitness value within the population P ( t ) , creates the offspring population P,, using the cloning method. In the cloning method, one parent creates N,, offsprings, and forms a family Pap,i which contains itself and its offsprings, where i = 1 , 2 , . . . , Nap. Nap is the number of parents which use the cloning method. We assume that the proposed cloning method corresponds to transcribing the coefficient vector Wap,i as the parent feature into coefficient vectors as the offspring feature W a c , i , j , where i = 1 , 2 , . . . , Nap, and j = 1,2, . . . , Nac.
Thus, the proposed cloning method updates the inner digital filter coefficients as individual feature according to where the scalar r denotes the cloning fluctuation, and nij is a Gaussian random variable vector with zero mean and unit variance.
In this algorithm, the cloning method corresponds to the local search. Therefore, this method is provided with the following strategy to select the candidate population for the next generation. In this method, one individual, of which fitness is maximum in each family Paf,i, is selected. These individuals form the candidate population P, for the next generation. The population P, of the best individuals is selected among each family Pap,,, that is, the coefficient vector of the inner filter with the highest fitness is selected among the (NQC + 1) coefficient vectors. These coefficients are scattered on the narrow area. Thus, this operation corresponds to the local search.
Mating Method
If parents with low fitness value in population create the offsprings using the above cloning method, these offsprings may have low fitness value and can not be selected as candidates for the next generation. Therefore, parents in the population Psp, with low fitness value within the population P ( t ) , create the offspring population P,, using the mating method. Nsp/2 pairs among the Nsp parents are randomly selected for mating. In the mating method, In this algorithm, the mating method corresponds to the global search and keeps various features of individuals. Therefore, this method is provided with the following strategy to select the candidatt: population for the next generation. In this method, one parent with higher fitness value in each family Psf,m is selected and the other parent dies out. In order to keep various features of individuals, the offspring in each family Psf,m is always selected regardless of their fitness values.
Computational Complexity
The EDFrequires (A -Nap -i N s p ) ( N + M + l)/To multiplications per iteration for the adaptive process, where A is the total number of the evaluated individuals, that is, A = Nap(Na, + 1) + $Nsp. In the adaptive algorithm of the EDF, the inner digital filter coefficients are updated every TO samples. Table l shows that the number of multiplications of the EDF is larger than that of the LMS-ADF. -ICommon memory size I 1 1 , 0 4 0~ 16 bits
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HARDWARE-BASED EVOLUTIONARY DIGITAL FILTERS
Hardware Structure of Evolutionary Digital Filters
In order to im$ement the EDF on parallel processors, we design and implement a hardware-based EDF. Figure 2 shows the block diagram of the hardware-based EDF. The EDF module consists of two submodules, that is, a filtering and fitness calculation (FFC) module and a reproduction and selection (RS) module. This structure can perform parallel processing efficiently, since these modules work in parallel. Moreover, using the proposed structure, it is easy to design these modules and write HDL code for them.
The output of the EDF is the output of an inner filter for which fitness value is maximum. Therefore, the output of the EDF is selected after all fitness values of inner filters is evaluated. Thus, the EDF module has a common memory to keep output signals of all inner digital filters throughout TO samples every iteration as shown in Figure 2 . Table 2 shows specifications of the hardware-based EDF. Format of signals and coefficients on the hardware-based EDF is "414," that is, 16-bit fixed-point format with an integer part in the highorder 2bits and a fractional part in the low-order 14bits in consideration of the range of the coefficients. The minimum size of the common memory required to keep the output signals is 11,040 x 16 bits in the case of A = 1104 and TO = 10.
Filtering and Fitness Calculation Module
The FFC module has liigh computational requirement, since the FFC module performs filtering and fitness calculation of a large number of individuals. Thus, the FFC module has single filtering modules (SFMs) which are submodules and perform filtering and fitness calculation per individual. Figure 3 shows the block diagram of the FFC module. The FFC module proposed here has the high computational ability to calculate the output and the fitness value since the SFMs run in parallel. Figure 4 shows the block diagram of the reproduction and selection module. This module consists of the following modules: a single reproduction and selection (SRS) module which perform a reproduction and selection opereation every individual, and an SRS control module. The RS module, first, repeats the following steps in parallel until fitness values of all individuals in population are evaluated.
Repmduction and Selection Module
Step 1. Reproduce an individual according to fitness value in pop-
Step 2. Send an information of the individual to the FFC module.
Step3. Receive a fitness value of the individual from the FFC Second, the individual which has the maximum fitness value in population is selected. Finally, the output for the EDF is selected from the common memory. ulation. module.
Chip Implementation
A chip of the proposed structure of the EDF is implemented on a silicon area of 4.93x4.93-mm2 in Rhom0.35-pm CMOS process. Table 3 shows parameters for the EDF. The implemented chip has only one SFM since the chip is restricted in size. Synplicity and Avanti Apollo are used to synthesize and implement the proposed structure of the EDF written in Verilog HDL. The performance of the chip is analyzed by performing a post-layout simulation. Figure 5 shows the layout of the EDF. Table 4 shows a synthesis result of the designed chip without the memories. Table 5 shows the memory size of the FFC module and the RS module. Table 6 shows the performances of the FFC module and the RS module. They need 76.8 and 3.6 clocks per individual for processing one sample, respectively. Therefore, the maximum sampling rate of the implemented EDF chip with one SFM is 232.5Hz. Moreover, Table 6 shows the number of clocks of the FFC module is 2 1.3 times that of the RS module. Thus, the FFC module needs the 21 SFMs in order that the number of clocks of the FFC module equals that of the RS module when the chip is not restricted in size. In that case, the maximum sampling rate of the EDF is 3.7kHz.
Iv-395
In order to evaluate the performance of the implemented chip, we compare the sampling rate of the hardware-based EDF with that of the software-based EDF. The software-based EDF is written in C and is compiled by gcc on Solaris 8. In that case, the maximum sampling rate of the software-based EDF is 1.7kHz which is executed on the Ultra SPARC 111 900MHz. Therefore, the hardwarebased EDF with 21 SFMs is 2.2 times faster than the softwarebased EDF. 
CONCLUDING REMARKS
In this paper, the hardware-based EDF has been designed and implemented. A synthesis result of the designed chip shows the clock frequency is 20.0MHz and the maximum sampling rate of the EDF is 3.7kHz. Moreover, the hardware-based EDF with 21 SFMs of the FFC is 2.2 times faster than the software-based EDF.
